UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/660,310	09/11/2003	Richard L. Coulson	ITL.1029US (P16765)	5388

21906 7590 03/14/2006

TROP PRUNER & HU, PC
8554 KATY FREEWAY
SUITE 100
HOUSTON, TX 77024

EXAMINER	
BHAT, ADITYA S	

ART UNIT	PAPER NUMBER
2863	

DATE MAILED: 03/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/660,310	COULSON ET AL.	
	Examiner	Art Unit	
	Aditya S. Bhat	2863	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *17 January 2006*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-42* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-4,6-9,12-19,21,26-29 and 33-42* is/are rejected.

7)☐ Claim(s) *5,10,11,20,22-25 and 30-32* is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *11 September 2003* is/are: a)☒ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

DETAILED ACTION

Claim Objections

1. Claims 1, 13, and 26 are objected to because of the following informalities: The above-mentioned claims recite the limitation "a temperature in lines 3, 4, and 6 respectively. For example the recitation "a temperature condition" should be "the" or "said" temperature condition There is insufficient antecedent basis for this limitation in the claim. Appropriate correction is required.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-4,6-9,12-13,15-19, 21,26, 29, 33 and 35-39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Watanabe (USPN 5,598,395) in view of Coulson (6,725,342)

The applied reference has a common inventor/assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not

claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(l)(1) and § 706.02(l)(2).

With regards to claims 1 and 13, Watanabe (USPN 5,598,395) teaches a method comprising, or an article comprising a medium storing instructions that, if executed, enable a processor based system to

monitoring a temperature; (S1;figure 3) and

in response to a detection of a temperature condition changing memory modes (S4, S7 and S8A;figure 3),

With regards to claim 3, Watanabe (USPN 5,598,395) teaches adjusting the operation of a system using said memory at a first temperature and, in response to the detection of a higher, second temperature, transitioning the cache from a write-back cache to a write-through cache. (Col.6, lines 1-8).

With regards to claims 4 and 49, Watanabe (USPN 5,598,395) teaches slowing an operation of said system at said first temperature. (S9; figure 3)

With regards to claim 6, Watanabe (USPN 5,598,395) teaches adjusting what data is cached based on a detection of said first temperature. (S9; figure 3)

With regards to claim 7 and 16, Watanabe (USPN 5,598,395) teaches shutting off the said cache memory at a temperature above said second temperature. (Col. 6, lines 1-8).

With regards to claim 8, Watanabe (USPN 5,598,395) teaches monitoring for a temperature lower than said second temperature. (S4; figure 3)

With regards to claim 9, Watanabe (USPN 5,598,395) teaches upon detecting a lower temperature, resuming operation of said cache memory. (Figure 3)

With regards to claims 12 and 17, Watanabe (USPN 5,598,395) teaches flushing a cache line in said cache memory that has not been written through to a source memory. (S8A; Figure 3-4)

With regards to claim 15, Watanabe (USPN 5,598,395) teaches storing instructions that, if executed, enable a processor-based system to adjust the operation of a system using said memory at a first temperature and, in response to the detection of a higher, second temperature, transition the cache memory from a write-back to a write-through cache. (Col.5, lines 11-65)

With regards to claim 18, Watanabe (USPN 5,598,395) teaches a processor based system to monitor for a temperature lower than said second temperature. (s4; figure 3-4)

With regards to claim 19, Watanabe (USPN 5,598,395) teaches a processor based system to resume operation of said cache memory upon detecting a lower temperature. (s4; figure 3-4)

With regards to claim 21, Watanabe (USPN 5,598,395) teaches a processor-based system to shut off the cache and invalidate all the cache lines. (S9; figure 3)

With regards to claim 26, Watanabe (USPN 5,598,395) teaches a processor-based system comprising:

a processor; (6;figure 1)

a disk drive coupled to said processor; (10, 20;figure 1)

a cache memory coupled said processor; (9;figure 1) and

a storage(8;figure 1) to store a cache driver to monitor a temperature and in response to the detection of a temperature condition changing memory modes. (S4,S7,S9,S8A; figure 3)

With regards to claim 29, Watanabe (USPN 5,598,395) teaches storing instructions that enable a dirty line to be flushed. (S8A; figure 3-4)

With regards to claim 33, Watanabe (USPN 5,598,395) teaches a storage, stores instructions that enable the system to resume cache operations after shutting off the cache memory in response to a cache condition by initially resuming reduced speed operations in a first stage and thereafter resuming normal operations. (8;figure 1)

With regards to claim 34, Watanabe (USPN 5,598,395) teaches a cache memory includes a temperature sensor. (14; figure 1)

With regards to claim 35, Watanabe (USPN 5,598,395) teaches a circuit comprising:

a component to receive an indication of a temperature of a cache memory (14;figure 1) (S4,S7,S9,S8A; figure 3)

With regards to claim 36, Watanabe (USPN 5,598,395) teaches a component to vary the operation of a system to adjust for the temperature affected operation of said cache memory. (figure 3)

With regards to claim 37, Watanabe (USPN 5,598,395) teaches a component to adjust a caching operation of the system in response to a temperature indication from said memory. (figure 3)

With regards to claim 38-39, Watanabe (USPN 5,598,395) teaches a component to shut off said cache in response to a temperature indication. (S9; figure 4)

Watanabe (USPN 5,598,395) does not appear to disclose transitioning the cache memory from a write-back cache to a write-through cache.

Coulson discloses transitioning the cache memory from a write-back cache to a write-through cache. (col. 2, lines 45-47)

It would've been obvious to one of ordinary skill in the art at the time of the invention to modify the Watanabe reference to include the transition from write-back to write-through cache in order to enhance computer system performance . (Col.1, lines 62-63)

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2, 14, 27-28, 34, and 40-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Watanabe (USPN 5,598,395) in view of Gudesen et al. (WO 2004/025658).

With regards to claims 2, 14, 27-28, 34, and 40-42 Watanabe (USPN 5,598,395) does not appear to explicitly disclose monitoring the temperature of a ferroelectric polymer cache memory, a cache memory is a flash memory.

Gudesen et al. (WO 2004/025658) discloses monitoring the temperature of a ferroelectric polymer cache memory, a cache memory includes a temperature sensor. (Page 9, lines 29-30)

It would have been obvious to one skilled in the art at the time of the invention to modify Watanabe (USPN 5,598,395) with Gudesen et al. (WO 2004/025658) to include a temperature sensor to monitor a ferroelectric polymer cache memory in order to determine at least one parameter indicative of a change in the memory cell. (Page 9, lines 9-10).

Allowable Subject Matter

4. The following is a statement of reasons for the indication of allowable subject matter: Claims 5, 10-11, 20, 22-25 and 30-32 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claims 5,10-11, 20, 22-25, and 30-32:

The primary reason for the allowance of claim 5 and 50 is the inclusion of the method steps of: reducing prefetching at said first temperature. It is this feature found in

the claim, as it is claimed in the combination that has not been found, taught or suggested by the prior art of record, which makes this claim allowable over the prior art.

The primary reason for the allowance of claims 10 and 20 is the inclusion of the method steps of: waiting for a power cycle before resuming cache operations. It is this feature found in the claim, as it is claimed in the combination that has not been found, taught or suggested by the prior art of record, which makes this claim allowable over the prior art.

The primary reason for the allowance of claim 11 is the inclusion of the method steps of: shutting off said cache memory and invalidating cache lines in said cache memory. It is this feature found in the claim, as it is claimed in the combination that has not been found, taught or suggested by the prior art of record, which makes this claim allowable over the prior art.

The primary reason for the allowance of claim 22 is the inclusion of: processor-based system to transition the cache memory from a write-back to cache to a write-through cache memory at a first, higher temperature and to adjust for the slower speed of the cache memory at a second temperature lower than said first temperature. It is this feature found in the claim, as it is claimed in the combination that has not been found, taught or suggested by the prior art of record, which makes this claim allowable over the prior art.

The primary reason for the allowance of claim 30 is the inclusion of the method steps of: instructions that enable the system to adjust for reduced speed operation at a first temperature, switch to a write-through cache memory at a second higher

temperature, and invalidate cache lines and shut off the cache memory at still a higher temperature. It is this feature found in the claim, as it is claimed in the combination that has not been found, taught or suggested by the prior art of record, which makes this claim allowable over the prior art.

Claims 23-25 are allowed due to their dependency on claim 22.

Claims 31-32 are allowed due to their dependency on claim 30.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Response to Arguments

5. Applicant's arguments with respect to claims 1-42 have been considered but are moot in view of the new ground(s) of rejection. .

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Coulson (USPN 6,941,423) teaches a non-volatile mass storage cache coherency apparatus.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aditya S Bhat whose telephone number is 571-272-2270. The examiner can normally be reached on M-F 9-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on 571-272-2269. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Aditya Bhat
March 7, 2006

BRYAN BUI
PRIMARY EXAMINER